The first section contains links to documentation on the ICED
EDA (Electronic Design Automation) tools. Although they were
created for ICED students and their multi-year projects, this
information is likely to be of benefit to other users, including
researchers desiring to build or design custom hardware.
The second section gives links to library files that ICED
students and possibly others will need for their designs.
EDA Documentation and Tutorials
ICED EDA Flow
- recommended design flow through the Mentor and Xilinx
EDA tools
Renoir Tutorial
- Renoir is a high-level design tool that generates VHDL
ICED FPGA Interface
- Shows how to communicate with devices on the FPGA via the
slave interface.
Xilinx M1 FPGA Pin Constraints File - icedsysbus.ucf
- This *.ucf ("user constraint file")
primarily serves to ensure the correct pins are used on the
ICED FPGA. Put this file in your
design's Leonardo or synthesis
downstream (ldp) directory.
Xilinx M1 FPGA Pin Constraints File - icedsysbus.ucf
- This *.ucf ("user constraint file")
primarily serves to ensure the correct pins are used on the
ICED FPGA. Put this file in your
design's Leonardo or synthesis
downstream (ldp) directory.
Xilinx M1 FPGA Pin Constraints File - icedsysbus.ucf
- This *.ucf ("user constraint file")
primarily serves to ensure the correct pins are used on the
ICED FPGA. Put this file in your
design's Leonardo or synthesis
downstream (ldp) directory.
Write us at: 4 East Alumni Ave, Kingston, RI 02881-0805, USA.
Phone: 401-874-2505, Fax: 401-782-6422. Contact the department.
Javascript menu by Milonic.
